We have investigated the non-quasi-static (NQS) effects in graphene field-effect transistors (GFETs), which are relevant for GFET operation at high frequencies as a result of significant carrier inertia. A small-signal NQS model is derived from the analytical solution of drift-diffusion equation coupled with the continuity equation, which can be expressed in terms of modified Bessel functions of the first kind. The NQS model can be conveniently simplified to provide an equivalent circuit of lumped elements ready to be used in standard circuit simulators. Taking into account only first-order NQS effects, accurate GFET based circuit simulations up to several times the cut-off frequency (fT) can be performed. Notably, it reduces to the quasi-static (QS) approach when the operation frequency is below  fT/4. To validate the NQS model, we have compared its outcome against simulations based on a multisegment approach consisting of breaking down the channel length in N equal segments described by the QS model each one.
Introduction
Graphene-based field-effect transistors (GFETs) have been demonstrated to operate within the millimeter-wave range showing intrinsic cut-off frequencies and maximum oscillation frequencies up to hundreds of gigahertz 1, 2 . The design of highfrequency (HF) circuits using these emergent devices requires an appropriate description of its behavior. Many GFET models have been proposed comprising large-signal and small-signal varieties [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] but all of them based on a quasi-static (QS) approximation, where the fluctuation of the varying terminal voltages is assumed to be slow, so the stored charge in the device could follow the voltage variations. Such an approximation is found to be valid when the transition time for the voltage to change is less than the transit time of the carriers from source to drain. This approximation works well in many FET based circuits, although it could fail, especially with longchannel devices operating at high frequencies or when the load capacitance is very small 17, 18 . This can present a serious problem in state-of-the-art GFET-based circuit design, e.g., in predicting phase margins and stability of wide-band amplifiers 19 .
In this paper, we have developed a small-signal non-quasistatic (NQS) model for the intrinsic part of a four-terminal (4T) GFET. Fur such a purpose, we have used a dc-to-HF methodology 18, 19 to extract a general analytical solution of the drift-diffusion equation coupled with the continuity equation. This solution can be expressed in terms of the modified Bessel functions of the first kind forming the basis of the NQS model. Then a first-order approximation of the analytical solution based on the intrinsic admittance parameters is provided, which can be transformed into an equivalent circuit with lumped elements, analogous to the one derived for conventional silicon CMOS technology. Such lumped elements can be conveniently described in terms of the graphene chemical potentials at the drain and source edges. Thus the equivalent circuit can be straightforwardly embedded (for instance, using a description in Verilog-A) in standard circuit simulators, enabling the performance prediction of GFET based circuits at high frequencies. The assessment as well as the analysis of the region of validity of the complete charge-based QS, first-order NQS and numerical NQS models of GFETs is carried out for a prototype GFET. Fig. 1 Cross-section of a four-terminal GFET. A double-gate stack consisting of top and back gate dielectrics (TOX and BOX, respectively) and corresponding metal gates electrostatically control the graphene sheet, which plays the role of the active channel.
Model Formulation ‡
Based on the previous QS model for GFETs presented by the authors elsewhere 7, 8, 20 , the graphene transport charge per unit area under time-varying excitations can be expressed in simple form in terms of the chemical potential, vC(x,t):
where q ' T(x,t) is given as a function of position x along the channel and time t (positive x direction is from source, x = 0, to drain, x = L; where L is the channel length as shown in the device's cross-section depicted in Fig. 1 .
In (1) , k = 2q 3 /(π(ħvF) 2 ); q is the elementary charge; ħ is the reduced Planck's constant; vF = (3accγ0/2ħ) is the Fermi velocity; acc = 2.49 Å is the carbon-carbon distance of the honeycomblike crystal lattice structure 21 ; and γ0 = 3.16 eV is the interlayer coupling 22 . Moreover, α = (πkBT/(3q 2 Now, the current in the device is no longer considered the same everywhere along the channel because fast variations are allowed and, thus, should be taken into account. In this regard we have considered the drift-diffusion mechanism to describe carrier transport coupled with the continuity equation which are given, respectively, by: 
where iDS(x,t) is the time-varying drain-to-source current; µ is the effective carrier mobility for both electrons and holes (both assumed to be independent of the applied electric field, carrier density or temperature); W is the channel width; and
is the geometrical capacitance per unit area of the top (back) gate oxide shown as TOX (BOX) in Fig. 1 .
Considering that the time-varying excitations are small in amplitude, we can assume that only first-order terms in the AC components are retained. Moreover, if the excitations are sinusoidal, we can describe the AC terms with phasors and, therefore, rewrite eq. (2) in the following form to describe the NQS behavior by (see the specific notation ‡ ): Section A of the Supplementary Information provides a detailed explanation of the process followed resulting in the eq. (3). Applying some transformations to the differential equations describing the small-signal sinusoidal operation of a GFET in eq. (3), the following second-order differential equation has been found to describe the NQS response of a GFET: where IDS is the DC drain current. We have considered that v 2 >> α, implying that the thermal charge density plus electronhole puddle density is much lower than the charge density produced by the electrostatics (see eq. (1)). That could be the case when the gate bias is far away from the Dirac voltage, which results in unipolar channels. This particular bias point is desirable when the GFET is used as an RF amplifier 23 . This will be discussed in depth in the section devoted to present the results and discussion. The second-order differential equation expressed by eq. (4) can be solved in two opposite limits:  Case A: k|v|/C ' << 1 In this case, eq. (4) can be rewritten as follows:
where 
where D1 = (-1) 
with:
where D2 = jDIDS; n4s = n4(vcs); n4d = n4(vcd); p4s = p4(vcs); and p4d = p4(vcd). The positive (negative) sign in eq. (8) applies when
, where the subscript X stands for drain (D) and source (S).
 Case B: k|v|/C ' >> 1 In this case, eq. (4) can be rewritten as follows:
where
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where D1 = (-1)
; D1s = D1|v=vcs; D1d = D1|v=vcd; and the boundary conditions, is and id, are given by: 
and:
where D2 = jDIDS; D2s = D2|v=vcs; D2d = D2|v=vcd; n4s = n4(vcs); n4d = n4(vcd); p4s = p4(vcs); and p4d = p4(vcd).
In Fig. 2 , the schematic of the terminal currents of a 4T device is shown. In eqs. (8) and (12), expressions for computing the sinusoidal AC drain and source terminal currents are provided. To guarantee charge-conservation the sum of the AC terminal currents entering into a device must be zero, thus,
ig(t)+ib(t) = -id(t)-is(t).
As the top and back gate AC terminal currents are related to the top and back gate geometrical capacitances per unit area 20 , the NQS AC terminal currents can be expressed as follows (see Subsection B4 in the Supplementary Information for further details):
Fig . 2 Schematic of a four-terminal FET operating under small-signal regime showing the terminal DC and AC voltages and currents. To guarantee charge conservation, the sum of the terminal currents must be zero, thus ID = -IS, where the DC top and back gate currents are considered to be zero IB = IG = 0; and ig(t)+ib(t)+id(t)+is(t) = 0.
The NQS short-circuit admittance parameters of a GFET where the subscripts j, k, and l stand for drain (d), top gate (g), and back gate (b). Of the total of sixteen admittances only nine are independent, and hence enough to completely characterize the device 17 . The y-parameters are important since design of high-frequency amplifiers is easily done in terms of these parameters. However, in such designs is usual to consider that the back-gate terminal is also AC short-circuited to the source, thus, forming a two-port network in common-source configuration and resulting in the general form of the equivalent circuit depicted in Fig. 3 , which is going to be considered in the following derivation. We have focused on the Case B, while the Case A is described in Section C of the Supplementary Information. In that Section the interested reader can find the full procedure followed to get the expressions of the admittance parameters. The procedure begins by rewriting eq. (6) as follows 24 :
where: 
where Г stands for the Gamma function. If eq. (16) is differentiated, the following equation results:
where B = 1/D2 and:
Following the procedure proposed elsewhere 24 for building the NQS equivalent circuit for conventional silicon based MOSFETs, from eqs. (16)-(19), the y-parameter matrix for the equivalent circuit in Fig. 3 can be written as: 
The positive (negative) sign in eq. (21) applies when
RF performance of GFETs
To benchmark an RF technology, it is common to evaluate the cut-off frequency (fT) and the maximum oscillation frequency (fmax). The computation of such figures of merit can be done from the y-parameter matrix. An extrinsic resistance matrix is added to account for the gate resistance (Rg) as well as the series combination of the contact and access resistances at the source (Rs) and drain (Rd) sides which are of upmost importance when dealing with low dimensional FETs 25 . The resulting y-parameter matrix reads as follows: The fT is defined as the frequency at which the magnitude of the small-signal current gain (h21) of the transistor is reduced to unity, while the fmax is defined as the frequency at which the magnitude of the unilateral power gain (U, or Mason's invariant 26 ) of the transistor is reduced to unity: 
First-order NQS equivalent circuit of a GFET
If second-and higher-order terms in ω are neglected in the admittance parameters, a first-order NQS model of a GFET can be obtained with the following y-parameters: 
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We can go from the equivalent circuit depicted in Fig. 3 to the one shown in Fig. 4a by adopting the following relations: Eq. (27) yields an equivalent circuit in which the gate-source and gate-drain admittances, y1 and y2 respectively, are simple RC networks, and the drain-source is formed by the parallel combination of a frequency dependent current source ymvgs and the output admittance which is a simple lossy LC network. Fig.  4b shows the first-order NQS equivalent circuit of a GFET based on lumped elements, which are quantitatively described by the following formulas: In Subsections C1 and C2 of the Supplementary Information the detailed derivation of both zero-and first-order NQS model can be found. Note that an n-order NQS model of a GFET can be derived by taking higher order terms in ω in both g1(v) and g2(v) in eq. (17).
Results and discussion
As a convenient testbed to assess the NQS model, we have selected the prototype GFET described in Table 1 . The transistor is double-gated with 10-nm Al2O3 and 300-nm SiO2 dielectrics as top and back gates, respectively. First, Fig. 5a presents the DC transfer characteristics for VD = 1V, VS = VB = 0V and , i.e., |v| > 110meV, is not satisfied. We have considered that the device operates at room temperature (T = 300K) and the inhomogeneity of the electrostatic potential due to the presence of electron-hole puddles is 100 meV causing a residual density of σpud/q = 6.9·10 15 m -2 . The resulting gate bias region in which the NQS model cannot be applied is approximately from -0.3V to 1.3V. Out of this bias window, the case B applies for the specific device arrangement considered here. 
Transfer characteristics of the device described in Table 1 biased at VD = 1V. b) Gate bias dependence of the source (vcs) and drain (vcd) chemical potentials at the same bias. The shaded region indicates the bias region where the NQS model developed in this work cannot be applied.
Fig . 6 shows the chemical potential along the normalized channel length at VG = 1.5V. In doing so, assuming that the DC current IDS is the same everywhere along the channel, the chemical potential along the channel can be described as follows:
Both vcs = Vc(0) and vcd = Vc(L) have same sign, meaning that the channel is occupied by the same kind of carrier, in this case, electrons. 
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Now, we superimpose a 4mV sinusoidal time-varying signal at the drain terminal. Fig. 7 shows the of is and id for different frequencies, which have been computed according to eq. (12) by truncating the modified Bessel function of the first kind to n = 10 (see Section B3 in the Supplementary Information). Table  2 describes the QS small-signal parameters describing the device at the considered bias point. For convenience, the equivalent circuit of the complete QS small-signal model of GFETs 25 has been depicted in Fig. 8 . The parameters have been calculated according to the QS model presented by the authors in 7, 8 . The cut-off frequency, fT = 38.8GHz, has also been marked in Fig. 7 . It has been analytically calculated using the derivation carried out by the authors in 25 , with the small-signal parameters given in Table 2 and considering RsW = RdW = 100Ωµm and Rg = 10Ω. According to Fig. 7 , modulus of is and id are the same for frequencies lower than ~fT/4, which agrees with the quasi-static assumption, similar to what happens in silicon based FETs 18 . For frequencies higher than fT/4, is and id depart from the QS value presenting different values, which indicates that the channel charge in the graphene layer cannot follow the voltage variations for such frequencies.
Fig. 7
Modulus of the AC current at the drain (id) and source (is) edges computed in an analytical (symbols) and numerical (dotted line) way. The former is based on the derivation presented in Section B3 of the Supplementary Information, truncating the modified Bessel function of the first kind to n = 10. For the numerical calculation, the function "besseli" of Matlab© software is used. Fig. 9 shows the modulus of the AC current, i, along the normalized channel length for different frequencies. In doing so, eq. (6) is computed by using the result of evaluating eq. (29) (see Fig. 6 ). The solid orange line depicted in Fig. 9 corresponds to the frequency of fT/4, which has been chosen to delimit the QS and NQS operating zones 18 . For frequencies lower than fT/4, e.g., fT/10, the AC current is approximately the same along the channel length, which is in agreement with the QS approximation. However, for frequencies higher than fT/4, e.g., fT or 2fT, the carriers do not have enough time to move from drain to source in a signal period, resulting in a departure of is and id from the QS value, which is in accordance with the behaviour observed in Fig. 7 . Therefore, an NQS model of GFETs for the performance prediction and/or circuit simulations for such frequencies is mandatory. 
Fig. 9
Modulus of the AC current along the normalized position in the channel for different frequencies. Table 3 gives the parameters describing the first-order NQS model of the GFET described in Table 1 for the chosen bias point (VG = 1.5V, VD = 1V, VB = VS = 0V). They have been calculated by computing eqs. (25) and (28). It must be highlighted the similarity shown between the values of gm and gm0; C1 and Cgs; and C2 and Cgd, respectively. All first-order NQS small-signal parameters depend on the DC chemical potentials at the drain and source edges shown Fig. 5b . This way Fig. 10 shows the DC gate bias dependence of such parameters. Therefore, the firstorder NQS equivalent circuit of GFETs presented in Figure 4b can be straightforwardly implemented in Verilog-A and included in any standard circuit simulator forming, to the best of our knowledge, the first compact NQS small-signal model of GFET. 
First-order NQS model of the GFET under test

Comparison among high-frequency models
In this subsection we present a benchmarking of the NQS model against the QS model for the GFET under test. Fig. 11 shows the normalized magnitude and phase of the admittance ym given by eq. (27). It is observed that going from the zero-order model to the first-order NQS model produces a drastic improvement in the region of validity. The region of validity for the complete QS model is limited by the fact that, at high frequencies, the error in the magnitude becomes severe. This is because ym contains a right-half-plane zero for this model 25 in contrast to the left-halfplane pole in ym for the first-order NQS model (see eq. (27)). The upward-going magnitude predicted by the QS model at high frequencies is clearly unrealistic, since it suggests an enhancement in the forward gate-to-drain action, contrary to the expectation that, at high frequencies, control of the gate on the drain current is gradually lost due to the carrier inertia in the graphene channel. However, the phase of ym is better predicted by the QS model than does the first-order NQS model, so a higher order correction would be needed if ym -phase is crucial for the targeted range of frequency and intended application. This discussion as well as results shown in Fig. 11 are in agreement with the NQS studies carried out for conventional Si MOSFETs 18, 19 . Next, we have compared both the |h21| 2 and U frequency dependence as predicted by the different models. The result is shown in Fig. 12 . It can be seen from the plot that the differences between both QS and NQS model predictions are not significant below fT (38.8 GHz), but clearly the QS model overpredicts the gain in the frequency range 100 GHz -1 THz, highlighting the importance of including the NQS effects.
Multisegment approach
One way to model a transistor at speeds where the QS model breaks down is to view it as consisting of several sections, each section being short enough to be modeled quasi-statically 18, 27 . To test such an approach we have run some simulations with the circuit simulator Advance Design Systems© by using the intrinsic QS compact model developed by the authors in 7 . Fig.  13 shows the normalized magnitude of ym for the intrinsic GFET described in Table 1 together with the result obtained by a cascade of 20 GFETs in series, each having a length L/20 = 50 nm, and both examined cases at the same bias point previously considered (VG = 1.5V, VD = 1V, VB = VS = 0V). It is observed that the results are in agreement with the ones shown in Fig.  11 , which demonstrates the consistency of the NQS model presented here. Information) ; the complete QS model described by the parameters given in Table 2 (solid blue lines); the first-order NQS model described by the parameters given in Table 3 (dashed lines); and the numerical NQS model (dotted lines). 
Conclusions
A NQS model for the GFET has been proposed aiming to capture the delay between the charge change and voltage change when the device is operated at high frequencies. It has been derived following a DC-to-HF methodology that ends up in a general solution for the AC current, which can be numerically computed in terms of the modified Bessel function of the first kind and analytically by truncating the convergent series describing such 8 a Bessel function. An analytical derivation of the zero-and firstorder NQS models have been carried out to ultimately obtain an equivalent circuit based on lumped elements, which can be included in a circuit simulator to carry out simulations of arbitrary circuits based on GFETs operated at high-frequencies. A benchmarking of the first-order and numerical NQS models has been given against the QS model. The frequency region that the NQS model can manage has been also established, which slightly depends on the bias point, the desired accuracy, and whether the magnitude or phase is of most interest. According to our simulations, the QS model works up to fT/4, although a first-order NQS model does extend the range of considered frequencies up to fT accepting an error in |ym|/gm0 < 3.2% or even 2fT accepting an error < 12.8%. To further validate the NQS model, we have compared its outcome against simulations based on a multisegment approach where each segment is described by the QS model.
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A. Detailed derivation of the non-quasi-static model of a GFET
A non-quasi-static (NQS) model, applicable to the high-frequency operation of GFET, is analytically derived by following a similar methodology as the one used for silicon based MOSFETs [1] , making the appropriate changes to capture the specific physics of graphene. For such a purpose, it is convenient to study the GFET under different types of excitation, which are covered in the different subsections A1-A4:
GFET under DC (bias) excitation. A2.
GFET under time-varying excitation. A3.
GFET under small-signal time-varying excitation: a special case of A2 where the timevarying excitations are small signals. A4.
GFET under sinusoidal small-signal time-varying excitation: a special case of A3 where the small signals are sinusoidal.
Before going through the different subsections, we need to define the notation used in this work: 
A1. GFET under DC (bias) excitation
In this subsection, a four-terminal graphene based device, like the one shown in Fig. 1 of the main manuscript, is considered under DC bias excitations.
Electrostatics
The GFET chemical potential at a channel position x, ( ), can be read as [2] :
where the positive sign applies when ′ ( − 0 − ( )) + ′ ( − 0 − ( )) < 0, and the negative sign otherwise. ′ = 0 / ( ′ = 0 / ) is the top (back) oxide capacitance per unit area where ( ) and ( ) are the the top (back) gate oxide relative permittivity and thickness, respectively; and − 0 ( − 0 ) is the top (back) gate voltage overdrive. These quantities comprise any work-function differences between the gates and the graphene channel and any possible additional charges due to impurities or doping. The energy − ( ) is the quasi-Fermi level along the channel, which must fulfil the boundary conditions: 1) ( = 0) = (source bias) at the source end; 2) ( = ) = (drain bias) at the drain end.
In addition, the quantity / can be written as follows [2] :
Drain current assuming a drift-diffusion transport mechanism
The static drain-to-source current can be written as follows:
where the transport charge per unit area, ′ ( ), is defined in the main manuscript (see eq. (1)). Then, considering that the current is the same everywhere along the channel:
where: Then, the charge controlled by both the drain and source terminals is computed based on the Ward-Dutton's linear charge partition scheme [3] , which guarantees charge conservation:
A2. GFET under time-varying excitation
In this subsection, the four-terminal graphene based device is considered to be fed with time-varying excitations. Therefore, the time-varying chemical potential can be written as follows:
Similarly, the time-varying transport charge per unit area reads as:
and, therefore, the time dependent drain-to-source current is:
Now, the current is no longer the same everywhere along the channel because fast variations are allowed. Instead, the charge continuity equation must be considered:
As a consequence, the terminal currents now are given by:
A3. GFET under small-signal time-varying excitation
When electronic devices operate in analog and RF applications, their terminals are biased with a DC voltage over which a time-varying signal of small amplitude is superimposed. This way the terminal voltages can be written in the following form:
As a result of the above form of the terminal voltages, other time-varying quantities of interest can be expressed as:
In the rest of the subsection, the time-varying quantities are going to be split into the DC and small-signal varying parts.
Chemical potential
We first proceed applying the following change of variable: { 
Continuity equation
First, the transport charge per unit area in (A2.2) is split into the DC and small-signal time-varying parts:
where the small-signal approximation has been assumed, in which only first-order terms in the AC components are retained [4] , [5] , implying that 2 ( , ) ≪ 2 ( ) + 2 ( ) ( , ). Therefore, if only first-order terms in the AC components are taken, then, the DC and AC parts of the drain-to-source current equation written in (A2.3) would be read as follows:
where it is considered that | ( ) + ( , )| = Sign[ ( )]( ( ) + ( , )), implying that the AC component of the chemical potential is small enough so that it does not invert the channel polarity defined by the DC component.
Assuming a small-signal time-varying variation, the continuity equation reads as:
]. Considering now that ( ) = 0 and ( ) = 0, the continuity equation reduces to:
Top gate charge per unit area
The charges per unit area associated to each terminal are also split into the DC and small-signal time varying parts, so we can write:
where:
A4. GFET under sinusoidal small-signal time-varying excitation
One could assume that the small-signal voltages are sinusoids and consider the corresponding small-signal terminal charges and currents in the sinusoidal steady state. We will follow a standard practice and consider a fictitious complex exponential excitations of the form: ( ) = ; ( ) = ; ( ) = ; and ( ) =
. Since the equations relating the various small-signal quantities are linear, each smallsignal quantity that results as an effect of the excitations described above in the steady state will also be equal to a complex quantity times . In particular, we can write, for example: ( , ) = ( , ) ; or ( ) = ( , ) . As in all cases appears as a common factor on both sides, we can obtain the following differential equation from (A3.3) and (A3.4):
where the boundary conditions will be calculated as follows:
B. Derivation of the non-quasi-static model of four-terminal GFETs
In order to build the NQS model of a GFET, the system of differential equations in (A4.1) must be solved.
In doing so, we apply some transformations and approximations in the following to get a second-order differential equation describing the NQS response of the device.
The following notation has been used for the sake of convenience:
B1. Second-order differential equation describing the AC operation at high-frequencies
The following transformations to the differential equations (A4.1) describing the small-signal sinusoidal operation of the GFET have been applied [4] :
Finally, the following second-order differential equation describes the NQS response of a GFET: charge density produced by the temperature and possible presence of electron-hole puddles [6] . Therefore, 2 ≫ holds when the GFET is operated far from the Dirac voltage and/or when the graphene channel has low (which is an indicator of high graphene quality).
In that case, the approximated second-order differential equation can be written as: The boundary conditions are:
B2. Solution of the second-order differential equation
The second-order differential equation in (B1.3) can be written as: To obtain the solution for ( ), we have to determine the boundary conditions and . Again, from the general solution (B2.4) we can get in the following form:
where: Sign[ ] 4 . Making it equal to (B2.5), the following system of equations arise:
The solution of such a system of equations is: 
B3. Analytic calculation of the modified Bessel function of the first kind
The general solution of ( ) in both cases, namely (B2.1) and (B2.4), as well as the boundary conditions and , given by (B2.3) and (B2.6), respectively, are based on the modified Bessel function of the first kind, ( ), where is the real order and is the complex argument:
Such a series is convergent everywhere in the complex -plane.
To build a compact NQS model we propose to truncate the series (B3.1) at a finite positive integer, n, which implies accepting a trade-off between accuracy and relative error, namely
2 +
=0
. For example, considering the device described in the main manuscript, the operating bias point chosen, and the frequencies given in Fig. 7 of the main manuscript, the maximum relative error between the numerical calculation of the AC currents and the analytic calculation by truncating the convergent series is < 3 · 10 −5 for n = 5 and < 7 · 10 −13 for n = 10. The relative error has been defined as = | − |.
On the other hand, to analytically calculate the truncated Gamma function we have used the Lanczos Approximation [7] , [8] , which is an efficient algorithm for computing the Gamma function for any real and complex argument with a non-negative real part, to a high level of accuracy. The error is smaller than 2·10 As we have to calculate Γ( + + 1), where = 0,1,2 … and = ± 
B4. Compact NQS model of a four-terminal GFET
C. The short-circuit admittance parameters
The short-circuit admittance parameters are gotten by relating the terminal current phasors to the terminal voltage phasors. They can be easily calculated using the definition, taking the source as the reference [1] :
, where the subscripts j, k, and l stand for drain (d), top gate (g), and back gate (b). In this work we have considered that the back gate terminal is also AC short-circuited to the source, thus, the GFET can be seen as a two-port network in common-source configuration (Fig. S2) , with the following four independent admittance parameters: In doing so, the following formulas are used: 
C1. Zero-order approximation (ω → 0)
To build a zero-order NQS model, the terms in ω are neglected in the admittance parameter calculation, i.e., we apply the limit ω → 0. Therefore, the functions 1 ( ), 2 ( ), 1 ( ) and 2 ( ) are computed only up to m = 0, resulting in: We can go from the equivalent circuit depicted in Fig. S2 to the one shown in ¡Error! No se encuentra el origen de la referencia. by calculating the new admittances as follows: 
C2. First-order approximation and equivalent circuit
To build a first-order NQS model, second-order and higher terms in ω are neglected in the admittance parameter calculation. Therefore, the functions 1 ( ), 2 ( ), 1 ( ) and 2 ( ) are computed only up to m = 1, resulting in: We can go from the equivalent circuit depicted in Fig. S2 to the one shown in ¡Error! No se encuentra el origen de la referencia. by calculating the new admittances as follows: where we have used the following relation: 0 2 = 3 0 . (C1.5) yields an equivalent circuit in which the gate-source and gate-drain admittances, 1 and 2 respectively, are simple RC networks, and the drainsource is formed by the parallel combination of a frequency dependent current source and the output admittance which is a simple LC network. Fig. S4 shows the first-order NQS equivalent circuit of a GFET based on lumped elements, which in turn result: 
